

SORA

SORA: SRM University

ECE 2024-25 PYQP

ECE ODD SEM 2024-25 PYQP

2025-12-17

BASIC CMOS VLSI DESIGN

Department of Electronics and Communication Engineering

SRM UNIVERSITY A.P

<https://sora.srmap.edu.in/handle/123456789/751>

Downloaded by : SORA: SRM University – AP Open Repository Archive

Registration Number: _____

Name: _____

Branch & Section: _____

SRM UNIVERSITY – AP, ANDHRA PRADESH

End Term Examination, Dec 2025

[Question Paper ID: 010701]

Subject : BASIC CMOS VLSI DESIGN

Title

Batch : 2023

Degree : B.Tech.

Branch : ECE

Subject : ECE 301

Code

Max Marks : 50

Duration : 2 hours


QP Set : 1

Section A ($5 \times 4 = 20$ Marks)

Answer **any 5** Questions

Marks CO BL

1. Explain why the size of PMOS is two times higher than the size of NMOS in the CMOS Inverter. **4 1,3 2**
2. Construct **two input AND and NAND gates** using the following switch logic, **(A)** Pass Transistor Logic, **(B)** Transmission Gate Logic. **4 1,3 3**
3. Derive and compare the scaling factors of **Constant field** and **Constant voltage scaling** in terms of **(a)** Oxide Capacitance, **(b)** Drain Current, **(c)** Power Dissipation, and **(d)** On Resistance (R_{on}). **4 1,2,3 4**
4. Define the **Logical Effort** of a CMOS gate, and calculate the logical effort of a **two-input CMOS NAND** gate. **4 1,2,3 2**
5. List the important timing metrics to be followed for the successful design of **CMOS sequential circuits**. **4 1,2,3,4**
6. For the CMOS circuit shown below, find **(a)** Boolean expression, and **(b)** Size each transistor with respect to the standard CMOS inverter. **4 1,2,3 1**



7. Given two NMOS transistors (**MOS1** and **MOS2**) with W/L ratios of 2 and 10, respectively. Identify which transistor will have **high On resistance** (R_{on}) and why?. (Note: Except W/L ratio, all remaining parameters are same for both transistors). **4 1,2,3,4**


- | | | | |
|----|--|---|---------|
| 8. | Draw the capacitive model of MOSFET and list all the capacitive components that contribute to each capacitance in the model. | 4 | 1,2,3 4 |
|----|--|---|---------|

Section B (5 × 6 = 30 Marks)

Answer **any 5** Questions

Marks CO BL

- | | | | |
|-----|---|---|---------|
| 9. | Given, $\mu_n = 1000 \text{ cm}^2/\text{V sec}$, $C_{ox} = 5 \text{ fF}/\mu\text{m}^2$, $W = 20 \mu\text{m}$, $L = 0.2 \mu\text{m}$, $V_{TH} = 0.5 \text{ V}$, $V_{GS} = 1 \text{ V}$ and $V_{DS} = 0.8 \text{ V}$, solve the following
(a) Identify the region of operation, (b) Transistor gain factor (β), (c) Drain Current (I_D), (d) Gate Capacitance (C_g), (e) Transconductance (g_m), (f) Figure of Merit (Ω_o). | 6 | 1,2,3 3 |
| 10. | Analyze the layout circuit shown below and draw (a) Stick Diagram and (b) Schematic diagram, and (c) Boolean function. | 6 | 1,2,3 4 |



- | | | | |
|-----|---|---|---------|
| 11. | For the Boolean function shown below, (a) draw CMOS Schematic diagram, (b) Size each transistor to match the currents of PMOS-PUN and NMOS-PDN.
$F = (A+BC)'(DE)'(F'+G')$. | 6 | 1,2,3 4 |
| 12. | Design a Half Adder using CMOS logic with a minimum number of NMOS & PMOS transistors. Also, for better design, analyze the logic circuit and find the optimum size of each transistor . | 6 | 1,2,3,4 |
| 13. | Draw and explain the working operation of a single-bit SRAM cell. | 6 | 1,2,3,4 |
| 14. | (a) Calculate the normalized propagation delay (t_p/t_{p0}) of the (i) Unbuffered and (ii) Dual stage inverter design , when $\gamma = 1$, and $F = 100$. (2 Marks)
(b) Identify the optimum number of stages of the inverter chain, with respect to the propagation delay for $\gamma = 1$ and $F = 100$. (4 Marks) | 6 | 1,2,3,4 |
| 15. | (a) Construct 4:1 MUX using (i) NMOS Pass Transistor Logic (PTL), (ii) Transmission Gate Logic (TGL) with a minimum number of transistors. (5 Marks)
(b) In comparison of PTL with TGL, write the major drawback of PTL over TGL. (1 Mark) | 6 | 1,2,3,4 |

* * * * *